

Figure 1 (Prior Art)





Figure 2a






Figure 3




Figure 4a

Reply to Office Action of Dec. 10, 2004




Figure 4b




Figure 4c




Figure 5




Figure 6

REPLACEMENT SHEET
Appl. No. 10/083,241
Amdt. Dated Mar. 10, 2005
Reply to Office Action of Dec. 10, 2004




Figure 7

804

Col_L 814	Col_H	806 810 Row1 En1	Row2 En2	Row_L 818	$\frac{820}{\text{Row} - \text{H}}$	
BIRA Engine 802						

ımber	umber	tus bit	tus bit	ence register	rence register
Low Half_Word failed bit number	High Half_Word failed bit number	Faulty Row Address 0 & status bit	Faulty Row Address 1 & status bit	Low Half_Word column cross-reference register	High Half_Word column cross-reference register

Figure 8

Four Passes Algorithm in Order to Improve Results in the Case of Single Faults in the Row.






Figure 9




Start condition for BIRA registers

Figure 10




Multiple errors in Row fix with Row1

Figure 11



Cover single error with column, register connectivity Row_H

Figure 12



Load content of previous signature into Registers

Figure 13






Figure 14



Load content of previous signature into Registers

Figure 15



Multiple errors in Row fix with Row2

Figure 16